SAI VIDYA INSTITUTE OF TECHNOLOGY
Department of Electronics and Communication Engineering
***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***
Module-5 Notes is Now Available in Website

Tuesday, September 12, 2017

VERILOG HDL(15EC53) MODULE 2 NOTES

aaaa 11:02 AM No comments :
VERILOG HDL(15EC53) MODULE 2  NOTES

Syllabus: Basic Concepts Lexical conventions, data types, system tasks, compiler directives.
Modules and Ports, Module definition, port declaration, connecting ports, hierarchical name referencing.

No comments :

Post a Comment

Subscribe to: Post Comments ( Atom )
F