SAI VIDYA INSTITUTE OF TECHNOLOGY
Department of Electronics and Communication Engineering
***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***
Module-5 Notes is Now Available in Website

Sunday, October 15, 2017

VERILOG HDL(15EC53) MODULE 3 NOTES

aaaa 4:13 AM No comments :
Verilog HDL Module 3 .
Gate-Level Modeling
Modeling using basic Verilog gate primitives, description of and/or and buf/not type gates, rise, fall and turn-off delays, min, max, and typical delays.
Dataflow Modeling
Continuous assignments, delay specification, expressions, operators, operands, operator types.

No comments :

Post a Comment

Subscribe to: Post Comments ( Atom )
F