SAI VIDYA INSTITUTE OF TECHNOLOGY
Department of Electronics and Communication Engineering
***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***Verilog-HDL***
Module-5 Notes is Now Available in Website

Tuesday, September 12, 2017

MODULE 2 QUESTION BANK (15EC53)

aaaa 11:07 AM No comments :
Module 2 Question Bank (15EC53)


MODULE 1 QUESTION BANK (15EC53)

aaaa 11:05 AM No comments :
Module 1 Question Bank (15EC53)


VERILOG HDL(15EC53) MODULE 2 NOTES

aaaa 11:02 AM No comments :
VERILOG HDL(15EC53) MODULE 2  NOTES

Syllabus: Basic Concepts Lexical conventions, data types, system tasks, compiler directives.
Modules and Ports, Module definition, port declaration, connecting ports, hierarchical name referencing.

Monday, September 11, 2017

VERILOG HDL- MODEL QUESTION PAPER (15EC53)

aaaa 8:16 AM No comments :
Verilog HDL MODEL Question Paper (15ec53)


ASSIGNMENT 1

aaaa 7:16 AM 1 comment :
ASSIGNMENT 1                                             DUE DATE FOR SUBMISSION:15/09/2017

Subscribe to: Posts ( Atom )
F